

ABSTRACT OF THE DISCLOSURE

A processor includes a trace cache memory coupled to a trace generator. The trace generator may be configured to generate a plurality of traces each including one or more
5 operations that may be decoded from one or more instructions. Each of the operations may be associated with a respective address. The trace cache memory is coupled to the trace generator and includes a plurality of entries each configured to store one of the traces. The trace generator may be further configured to restrict each of the traces to
10 include only operations having respective addresses that fall within one or more predetermined ranges of contiguous addresses.